

Buffers

74F540, 74F541

74F540 Octal Inverter Buffer (3-State)
74F541 Octal Buffer (3-State)

FEATURES

- High impedance NPN base inputs for reduced loading (20µA in High and Low states)
- Low power, light bus loading
- Functionally similar to the 74F240 and 74F241
- Provides ideal interface and increases fan-out of MOS microprocessors
- Efficient pinout to facilitate PC board layout
- Octal bus interface
- 3-State buffer outputs sink 64mA
- 15mA source current

DESCRIPTION

The 74F540 and 74F541 are octal buffers that are ideal for driving bus lines or buffer memory address registers. The outputs are capable of sinking 64mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The devices feature input and outputs on opposite sides of the package to facilitate printed circuit board layout.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F540	3.5ns	58mA
74F541	5.5ns	55mA

ORDERING INFORMATION


DESCRIPTION	COMMERCIAL RANGE V _{CC} = 5V ±10%, T _{amb} = 0°C to +70°C	PKG DWG #
20-Pin Plastic DIP	N74F540, N74F541N	SOT146-1
20-Pin Plastic SOL	N74F540D, N74F541D	SOT163-1

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
I0–I7	Data inputs	1.0/0.033	20µA/20µA
OE0, OE1	3-State output enable inputs (active Low)	1.0/0.033	20µA/20µA
Y0 - Y7	Data outputs (74F541)	750/106.7	15mA/64mA
Y0 - Y7	Data outputs (74F540)	750/106.7	15mA/64mA

NOTE: One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION – 74F540



PIN CONFIGURATION – 74F541



Buffers

74F540, 74F541

FUNCTION TABLE

INPUTS			OUTPUTS	
			74F541	74F540
OE0	OE1	In	Yn	$\bar{Y}n$
L	L	L	L	H
L	L	H	H	L
X	H	X	Z	Z
H	X	X	Z	Z

H = High voltage level

L = Low voltage level

X = Don't care

Z = High impedance "off" state

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5.0	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
I _{OUT}	Current applied to output in Low output state	128	mA
T _{amb}	Operating free-air temperature range	0 to +70	°C
T _{stg}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current			-15	mA
I _{OL}	Low-level output current			64	mA
T _{amb}	Operating free-air temperature range	0		70	°C

Buffers

74F540, 74F541

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ^{NO TAG}	LIMITS			UNIT		
			MIN	TYP NO TAG	MAX			
V _{OH}	High-level output voltage	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OH} = -3mA	±10%V _{CC}	2.4		V	
				±5%V _{CC}	2.7	3.4	V	
			I _{OH} = -15mA	±10%V _{CC}	2.0		V	
				±5%V _{CC}	2.0		V	
V _{OL}	Low-level output voltage	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OL} = MAX	±10%V _{CC}		0.55	V	
				±5%V _{CC}		0.42	0.55	V
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.2	V	
I _I	Input current at maximum input voltage	V _{CC} = 0.0V, V _I = 7.0V				100	μA	
I _{IH}	High-level input current	V _{CC} = MAX, V _I = 2.7V				20	μA	
I _{IL}	Low-level input current	V _{CC} = MAX, V _I = 0.5V				-20	μA	
I _{OZH}	Off-state output current High-level voltage applied	V _{CC} = MAX, V _O = 2.7V				50	μA	
I _{OZL}	Off-state output current Low-level voltage applied	V _{CC} = MAX, V _O = 0.5V				-50	μA	
I _{OS}	Short-circuit output current ^{NO TAG}	V _{CC} = MAX			-100	-225	mA	
I _{CC}	Supply current (total)	74F540	I _{CCH}	V _{CC} = MAX	In=0E̅n=GND	22	30	mA
			I _{CCL}		In=4.5V, 0E̅n=GND	58	75	mA
			I _{CCZ}		In=GND, 0E̅n=4.5V	40	55	mA
		74F541	I _{CCH}		In=4.5V, 0E̅n=GND	30	40	mA
			I _{CCL}		In=0E̅n=GND	55	72	mA
			I _{CCZ}		In=GND, 0E̅n=4.5V	45	58	mA

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value under the recommended operating conditions for the applicable type.
2. All typical values are at V_{CC} = 5V, T_{amb} = 25°C.
3. Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} should be performed last.

Buffers


74F540, 74F541

AC ELECTRICAL CHARACTERISTICS


SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT
			T _{amb} = +25°C V _{CC} = +5.0V C _L = 50pF, R _L = 500Ω			T _{amb} = 0°C to +70°C V _{CC} = +5.0V ± 10% C _L = 50pF, R _L = 500Ω		
			MIN	TYP	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation delay In to \bar{Y}_n	Waveform 1	3.0	4.5	6.5	2.5	7.5	ns
			1.5	2.5	4.5	1.5	5.0	ns
t _{PZH} t _{PZL}	Output Enable time to High or Low level		Waveform 3 Waveform 4	2.0	3.5	6.5	2.0	7.0
		4.0		7.5	9.5	4.0	10.0	ns
t _{PZH} t _{PZL}	Output Disable time from High or Low level	Waveform 3 Waveform 4	2.0	4.0	6.0	2.0	6.5	ns
		2.0	4.0	5.5	2.0	6.0	ns	
t _{PLH} t _{PHL}	Propagation delay In to \bar{Y}_n	Waveform 2	2.5	5.0	6.5	2.5	7.0	ns
			3.5	6.0	7.0	3.0	7.5	ns
t _{PZH} t _{PZL}	Output Enable time to High or Low level	Waveform 3 Waveform 4	3.0	5.5	7.0	3.0	7.5	ns
			3.0	6.5	8.5	3.0	9.5	ns
t _{PZH} t _{PZL}	Output Disable time from High or Low level	Waveform 3 Waveform 4	2.0	4.0	7.0	2.0	7.5	ns
			2.0	4.0	7.0	2.0	7.5	ns

AC WAVEFORMS


For all waveforms, V_M = 1.5V.




Waveform 1. Propagation Delay Data to Outputs for 74F540



Waveform 2. Propagation Delay Data to Outputs for 74F541



Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

Buffers

74F540, 74F541

DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION
	IEC	JEDEC	EIAJ		
SOT146-1			SC603		